| ¡¡ | Chinese Journal of Computers Full Text |
| Title | The Implementation of Loop Self-Pipelining with Supports in Hardware for Coarse-Grained Reconfigurable Platform |
| Authors | XU Jin-Hui1),2) YANG Meng-Meng2) DOU Yong1) ZHOU Xing-Ming1) |
| Address | 1)(School of Computer, National University of Defence Technology, Changsha 410073) 2)(School of Electronics Technology, PLA Information Engineering University, Zhengzhou 450004) |
| Year | 2009 |
| Issue | No.6(1080¡ª1088) |
| Abstract & Background | Abstract Loop pipelining usually leads to significant performance improvements in coarse-grained reconfigurable architectures. Loop scheduling methods, synchronization of pipelines and measures efficiently utilizing the memory bandwidth are the key issues of loop pipelining techniques. This paper introduces the implementation of loop self-pipelining with supports in hardware on LEAP, which based on the hardware supporting automatically loop-iteration scheduling, data-driven ALU and configurable switch routers. Taking the advantages of dynamically scheduling iteration operations, LEAP exploits high degree of parallelisms. With the help of distributed memory access and efficiently data reusing of producer-consumer between computing elements, LEAP improves the bandwidth utilization. The experimental results show that the speedup over general processor can reach 13.08 to 535.22. Keywords coarse-grained reconfigurable; loop self-pipelining; loop control; data-driven; static switch router |